Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for reducing test point power consumption in a circuit design

Systems and methods for reducing test point power consumption in a circuit design

US Patent 12488176 · Granted Dec 2, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical awareness of test-point sharing in a circuit design2025
Clock-based test-point flop sharing in a circuit design2025
Locking mechanism and core wrapping for IP core2025
IC chip with IC design modification detection2025
3D stacked die testing structure2024
Test-point flop sharing with improved testability in a circuit design2024
IC chip test engine2022
IP block scan chain construction2022
Method to improve testability using 2-dimensional exclusive or (XOR) grids2021
Compacting test patterns for IJTAG test2020
Low-power shift with clock staggering2020
Method for optimally connecting scan segments in two-dimensional compression cha2020