Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for selectively adding timing margin in an integrated circuit

Method and device for selectively adding timing margin in an integrated circuit

US Patent 8504971 · Granted Aug 6, 2013

Estimated economic value: $34,206,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reverse performance binning2016
Identifying and mitigating electromigration failures in signal nets of an integr2015
Method and device for selectively adding timing margin in an integrated circuit2013
Method and device for selectively adding timing margin in an integrated circuit2013
Method and device for selectively adding timing margin in an integrated circuit2013
Test path selection and test program generation for performance testing integrat2013
Disposition of integrated circuits using performance sort ring oscillator and pe2013
Method and device for selectively adding timing margin in an integrated circuit2013
Method and device for selectively adding timing margin in an integrated circuit2013
Method and device for selectively adding timing margin in an integrated circuit2013
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Microcontroller for logic built-in self test (LBIST)2013