Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for efficient hierarchical chip testing and diagnostics with support for partially bad dies

Method and apparatus for efficient hierarchical chip testing and diagnostics with support for partially bad dies

US Patent 9404969 · Granted Aug 2, 2016

Estimated economic value: $7,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
User privacy for autonomous vehicles2024
Diagnostic enhancement for multiple instances of identical structures2022
Diagnostic enhancement for multiple instances of identical structures2022
Dynamic weight selection process for logic built-in self test2021
Operating pulsed latches on a variable power supply2021
Operating pulsed latches on a variable power supply2021
Logic built-in self test dynamic weight selection method2021
Iterative functional test exerciser reload and execution2021
Dynamically power noise adaptive automatic test pattern generation2020
Dynamically power noise adaptive automatic test pattern generation2020
Built-in device testing of integrated circuits2020