Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit using boundary scan cells for design library analysis

Method and circuit using boundary scan cells for design library analysis

US Patent 7281182 · Granted Oct 9, 2007

Estimated economic value: $10,326,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for detecting structural defects in an integrated circuit chip, methods 2017
Verifying partial good voltage island structures2015
Circuit for detecting structural defects in an integrated circuit chip, methods 2015
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Microcontroller for logic built-in self test (LBIST)2013
Method and apparatus for increased effectiveness of delay and transition fault t2013
Method to test hold path faults using functional clocking2012
Method to test hold path faults using functional clocking2012
Microcontroller for logic built-in self test (LBIST)2012
Hold transition fault model and test generation method2012
Hold transition fault model and test generation method2012