Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned method for vertical recess for 3D device integration

Self-aligned method for vertical recess for 3D device integration

US Patent 12336274 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Surface modification to achieve selective isotropic etch2025
Apparatus and method for wafer alignment2025
Method for chuck compensation via wafer shape control2025
Wafer chuck designs and methods for retaining a processing liquid on a surface o2025
Wet-dry bilayer resist2025
Atomic layer deposition of aluminum oxide films for semiconductor devices using 2025
Method to form narrow slot contacts2025
Thermal etching of ruthenium2025
In-situ lithography pattern enhancement with localized stress treatment tuning u2025
Etch selectivity modulation by fluorocarbon treatment2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025