Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)

Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)

US Patent 12446291 · Granted Oct 14, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double patterning method of patterning a substrate2025
Tapered device for lateral gate all around devices2025
Tapered device for lateral gate all around devices2025
Tapered device for lateral gate all around devices2025
Replacement buried power rail in backside power delivery2025
Replacement buried power rail in backside power delivery2025
Self-aligned method for vertical recess for 3D device integration2025
Self-aligned method for vertical recess for 3D device integration2025
Self-aligned method for vertical recess for 3D device integration2025
Power wall integration for multiple stacked devices2025
Power wall integration for multiple stacked devices2025
Interdigitated device stack2025