Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor providing intelligent management of values buffered in overlaid architected and non-architected register files

Processor providing intelligent management of values buffered in overlaid architected and non-architected register files

US Patent 11327757 · Granted May 10, 2022

Estimated economic value: $7,974,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling storage accesses for merge operations2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Routing instructions in a microprocessor2025
Routing instructions in a microprocessor2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Dispatching multiply and accumulate operations based on accumulator register ind2024