Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fusion to enhance early address generation of load instructions in a microprocessor

Fusion to enhance early address generation of load instructions in a microprocessor

US Patent 11163571 · Granted Nov 2, 2021

Estimated economic value: $2,126,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
Controlling storage accesses for merge operations2025
Hardware-based message block padding for hash algorithms2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Systems and methods for dynamic control of a secure mode of operation in a proce2025
Routing instructions in a microprocessor2025
Routing instructions in a microprocessor2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024