Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Differential dbus scheme for low-latency random read for NAND memories

Differential dbus scheme for low-latency random read for NAND memories

US Patent 10984874 · Granted Apr 20, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with lower current program-verify2025
Non-volatile memory with loop dependant ramp-up rate2025
Three-dimensional memory device including a bit-line-bias vertical transistor bl2025
Semiconductor wafer configured for single touch-down testing2025
Sense amplifier architecture providing reduced program verification time2025
Data latch programming algorithm for multi-bit-per-cell memory devices2025
IR drop compensation for sensing memory2024
Charge pump current regulation during voltage ramp2024
Loop dependent word line ramp start time for program verify of multi-level NAND 2024
Memory cell sensing by charge sharing between sensing nodes2024
Solid electrolyte, electrode, power storage device, and method for producing sol2023