Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Loop dependent word line ramp start time for program verify of multi-level NAND memory

Loop dependent word line ramp start time for program verify of multi-level NAND memory

US Patent 11875043 · Granted Jan 16, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with current detection circuit2025
Program pulse duration increase for NAND program failure2025
Separate peak current checkpoints for closed and open block read ICC countermeas2025
Early program termination with adaptive temperature compensation2025
Memory program-verify with adaptive sense time based on row location2025
Open block read ICC reduction2025
Open block read ICC reduction2025
Non-volatile memory with smart control of overdrive voltage2025
Suspend-resume-go techniques for memory devices2025
Apparatus and method for selectively reducing charge pump speed during erase ope2025