Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Devices with chamfer-less vias multi-patterning and methods for forming chamfer-less vias

Devices with chamfer-less vias multi-patterning and methods for forming chamfer-less vias

US Patent 10181420 · Granted Jan 15, 2019

Estimated economic value: $34,514,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stitching to enable dense interconnect arrangements2025
Power rail between fins of a transistor structure2025
Vertical memory devices2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Dual metal gate structures on nanoribbon semiconductor devices2025
Hat rack2025
Optical power splitters incorporating one or more spiral elements2025
Source/drain regions in integrated circuit structures2025
Source/drain regions in integrated circuit structures2025
Communication method and apparatus2025
Integrated circuit structures with gate cuts above buried power rails2025
Gate spacing in integrated circuit structures2025