Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques to access or operate a dual in-line memory module via multiple data channels

Techniques to access or operate a dual in-line memory module via multiple data channels

US Patent 10146711 · Granted Dec 4, 2018

Estimated economic value: $23,085,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power memory module2025
Self-healing low speed serial interface2025
Page offlining based on fault-aware prediction of imminent memory error2025
Perfect row hammer tracking with multiple count increments2025
Perfect row hammer tracking with multiple count increments2025
Per bank refresh hazard avoidance for large scale memory2025
Memory device package with noise shielding2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Reference voltage adjustment per path for high speed memory signaling2025
Adaptive internal error scrubbing and error handling2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025