| 12291219 |
Asynchronous in-system testing for autonomous systems and applications |
Anitha Kalva, Jae Wu, Sailendra Chadalavada, Milind Sonawane, Chen Fang +1 more |
2025-05-06 |
| 12124346 |
Leveraging low power states for fault testing of processing cores at runtime |
Jonah M. Alben, Sachin Satish Idgunji, Jue Wu |
2024-10-22 |
| 12078678 |
In system test of chips in functional systems |
Jae Wu, Andi Skende, Rajith Mavila |
2024-09-03 |
| 12079097 |
Techniques for testing semiconductor devices |
Animesh Khare, Ashish Kumar, Rahul Garg |
2024-09-03 |
| 11867744 |
Techniques for isolating interfaces while testing semiconductor devices |
Animesh Khare, Ashish Kumar, Rahul Garg, Sailendra Chadalavada |
2024-01-09 |
| 11726139 |
In-system test of chips in functional systems |
Jae Wu, Andi Skende, Rajith Mavila |
2023-08-15 |
| 11668750 |
Performing testing utilizing staggered clocks |
Sailendra Chadalavada, Venkat Abilash Reddy Nerallapally, Jaison Daniel Kurien, Bonita Bhaskaran, Milind Sonawane +1 more |
2023-06-06 |
| 11573872 |
Leveraging low power states for fault testing of processing cores at runtime |
Jonah M. Alben, Sachin Satish Idgunji, Jue Wu |
2023-02-07 |
| 11526644 |
Controlling test networks of chips using integrated processors |
Kaushik Narayanun, Mahmut Yilmaz, Jae Wu |
2022-12-13 |
| 11494370 |
Hardware-controlled updating of a physical operating parameter for in-field fault detection |
Sreedhar Narayanaswamy, Hemalkumar Chandrakant Doshi, Hari U. Krishnan, Gunaseelan Ponnuvel, Brian L. Smith |
2022-11-08 |
| 11408934 |
In system test of chips in functional systems |
Jae Wu, Andi Skende, Rajith Mavila |
2022-08-09 |
| 11204849 |
Leveraging low power states for fault testing of processing cores at runtime |
Jonah M. Alben, Sachin Satish Idgunji, Jue Wu |
2021-12-21 |
| 10890620 |
On-chip execution of in-system test utilizing a generalized test image |
Milind Sonawane, Sailendra Chadalavada, Sumit Raj, Rangavajjula Kameswara Naga Mahesh, Jayesh Kumar Pandey +1 more |
2021-01-12 |
| 10746798 |
Field adaptable in-system test mechanisms |
Sailendra Chadalavada, Milind Sonawane, Sunil Bhavsar, Jue Wu, Bonita Bhaskaran +2 more |
2020-08-18 |
| 10663515 |
Method and apparatus to access high volume test data over high speed interfaces |
Kaushik Narayanun |
2020-05-26 |
| 10545189 |
Granular dynamic test systems and methods |
Milind Sonawane, Amit Sanghani, Jonathon E. Colburn, Bala Tarun Nelapatla, Rajendra Kumar reddy.S +1 more |
2020-01-28 |
| 10481203 |
Granular dynamic test systems and methods |
Milind Sonawane, Adarsh Kalliat Balagopala, Amit Sanghani |
2019-11-19 |
| 10473720 |
Dynamic independent test partition clock |
Pavan Kumar Datla Jagannadha, Dheepakkumaran Jayaraman, Anubhav Sinha, Karthikeyan Natarajan, Amit Sanghani +2 more |
2019-11-12 |
| 10451676 |
Method and system for dynamic standard test access (DSTA) for a logic block reuse |
Milind Sonawane, Amit Sanghani, Jonathon E. Colburn, Bala Tarun Nelapatla, Sailendra Chadalavda +3 more |
2019-10-22 |
| 10444280 |
Independent test partition clock coordination across multiple test partitions |
Dheepakkumaran Jayaraman, Karthikeyan Natarajan, Amit Sanghani, Milind Sonawane, Sailendra Chadalavda +4 more |
2019-10-15 |
| 10317463 |
Scan system interface (SSI) module |
Milind Sonawane, Amit Sanghani, Jonathon E. Colburn, Rajendra Kumar reddy.S, Bala Tarun Nelapatla +1 more |
2019-06-11 |
| 10281524 |
Test partition external input/output interface control for test partitions in a semiconductor |
Sailendra Chadalavda, Milind Sonawane, Amit Sanghani, Jonathon E. Colburn, Dan Tobin Smith +2 more |
2019-05-07 |
| 9377506 |
Chip debug during power gating events |
Nehal Patel, Christian Warling |
2016-06-28 |
| 9329963 |
Debug apparatus and methods for dynamically switching power domains |
Christian Warling, Eric M. Rentschler, Vikram Chopra, Mihir Shaileshbhai Doctor |
2016-05-03 |
| 9262293 |
Debug apparatus and methods for dynamically switching power domains |
Eric M. Rentschler, Rahul Dev, Vikram Chopra, Mihir Shaileshbhai Doctor |
2016-02-16 |