| 10825512 |
Memory reads of weight values |
Frank K. Baker, Jr., Ronald J. Syzdek |
2020-11-03 |
| 10007588 |
Full address coverage during memory array built-in self-test with minimum transitions |
Botang Shao, Timothy J. Strauss, Edward Bryann C. Fernandez |
2018-06-26 |
| 9767875 |
Capacitive sensing and reference voltage scheme for random access memory |
Anirban Roy |
2017-09-19 |
| 9651617 |
Full address coverage during memory array built-in self test with minimum transitions |
Edward Bryann C. Fernandez, David W. Chrudimsky |
2017-05-16 |
| 9558800 |
Non-volatile random access memory (NVRAM) |
Anirban Roy |
2017-01-31 |
| 9508397 |
Non-volatile memory (NVM) with endurance control |
Richard K. Eguchi, Craig T. Swift |
2016-11-29 |
| 9349426 |
Non-volatile random access memory (NVRAM) |
Anirban Roy |
2016-05-24 |
| 9214045 |
Flash memory express erase and program |
Timothy J. Strauss |
2015-12-15 |
| 8504884 |
Threshold voltage techniques for detecting an imminent read failure in a memory array |
Richard K. Eguchi, Thomas S. Harp, Peter Kuhn, Timothy J. Strauss |
2013-08-06 |
| 8095836 |
Time-based techniques for detecting an imminent read failure in a memory array |
Richard K. Eguchi, Thomas S. Harp |
2012-01-10 |
| 7668018 |
Electronic device including a nonvolatile memory array and methods of using the same |
Ronald J. Syzdek, Gowrishankar L. Chindalore |
2010-02-23 |
| 7616509 |
Dynamic voltage adjustment for memory |
Qadeer A. Qureshi, Sushama Davar |
2009-11-10 |
| 7599236 |
In-circuit Vt distribution bit counter for non-volatile memory devices |
Richard K. Eguchi, Larry J. Grieve |
2009-10-06 |
| 7483327 |
Apparatus and method for adjusting an operating parameter of an integrated circuit |
Qadeer A. Qureshi, James D. Burnett, Jack M. Higman |
2009-01-27 |
| 7428172 |
Concurrent programming and program verification of floating gate transistor |
Jon S. Choy, David W. Chrudimsky |
2008-09-23 |
| 7269090 |
Memory access with consecutive addresses corresponding to different rows |
Frank K. Baker, Jr., James D. Burnett |
2007-09-11 |
| 7245527 |
Nonvolatile memory system using magneto-resistive random access memory (MRAM) |
Qadeer A. Qureshi, Curtis F. Wyman |
2007-07-17 |
| 6226200 |
In-circuit memory array bit cell threshold voltage distribution measurement |
Richard K. Eguchi, David W. Chrudimsky |
2001-05-01 |
| 6101130 |
Semiconductor device memory cell and method for selectively erasing the same |
Frank K. Baker, Jr., Juan Buxo, Danny Pak-Chum Shum |
2000-08-08 |
| 6008677 |
Voltage recovery circuit and method therefor |
Cheri L. Harrington, Kishna Weaver, Thomas R. Toms, Yongliang Wang |
1999-12-28 |
| 5991201 |
Non-volatile memory with over-program protection and method therefor |
Clinton C. K. Kuo, David W. Chrudimsky |
1999-11-23 |
| 5737566 |
Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor |
Robert W. Sparks, Wallace B. Harwood, III, James B. Eifert |
1998-04-07 |
