| 12188979 |
Error protection analysis of an integrated circuit |
Benjamin Neil Trombley, Chung-Lung K. Shum, Karl Evan Smock Anderson, Bodo Hoppe, Erica Stuecheli +3 more |
2025-01-07 |
| 11928051 |
Test space sampling for model-based biased random system test through rest API |
Vitali Sokhin, Gil Eliezer Shurek, Tom Kolan |
2024-03-12 |
| 11748238 |
Model-based biased random system test through rest API |
Vitali Sokhin, Dean G. Bair, Gil Eliezer Shurek, Tom Kolan |
2023-09-05 |
| 10606971 |
Testing netlists based on singular independent signals |
Erez Barak, Shlomit Koyfman, Ido Rozenberg, Osher Yifrach |
2020-03-31 |
| 9600616 |
Assuring chip reliability with automatic generation of drivers and assertions |
Eli Arbel, Erez Barak, Bodo Hoppe, Udo Krautz |
2017-03-21 |
| 9569582 |
Template matching for resilience and security characteristics of sub-component chip designs |
Eli Arbel, Pradip Bose, Prabhakar Kudva, K. Paul Muller |
2017-02-14 |
| 9483591 |
Assuring chip reliability with automatic generation of drivers and assertions |
Eli Arbel, Erez Barak, Bodo Hoppe, Udo Krautz |
2016-11-01 |
| 9286426 |
Method and apparatus for testing |
Gabor Bobok, Shlomit Koyfman, Ziv Nevo, Gil Eliezer Shurek |
2016-03-15 |
| 8996339 |
Incremental formal verification |
Hana Chockler, Alexander Ivrii, Arie Matsliah, Ziv Nevo |
2015-03-31 |
| 8352234 |
Model generation based on a constraint and an initial model |
Sharon Keidar Barner, Ziv Nevo, Sitvanit Ruah, Tatyana Veksler |
2013-01-08 |
