Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
ST

Scott Thompson — 16 Patents

Intel: 14 patents #2,935 of 30,777Top 10%
University of Florida: 1 patents #1,174 of 2,560Top 50%
Portland, OR: #1,150 of 9,213 inventorsTop 15%
Oregon: #2,717 of 28,073 inventorsTop 10%
Overall (All Time): #284,196 of 4,157,543Top 7%
16 Patents All Time
Scott Thompson has been granted 16 US patents while listed as an inventor at Intel. The first was granted in 1999 and the most recent in December 2025. Scott Thompson ranks #284,196 of 4,157,543 US inventors in our database (top 6.8%). Patent records list Scott Thompson in Portland, OR, US.

Issued Patents All Time

Showing 1–16 of 16 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12503076 Key-free vehicle operations management systems and methods Robert Bruce Kleve, John Robert Van Wiemeersch, John Eric Rollinger, Nicholas Herhusky, Scott T. Christensen +1 more 2025-12-23
7888710 CMOS fabrication process utilizing special transistor orientation Mark Armstrong, Gerhard Schrom, Sunit Tyagi, Paul Packan, Kelin J. Kuhn 2011-02-15 $18,725,000
7723720 Methods and articles incorporating local stress for performance improvement of strained semiconductor devices Toshikazu Nishida, Al Ogden, Kehuey Wu 2010-05-25
7312485 CMOS fabrication process utilizing special transistor orientation Mark Armstrong, Gerhard Schrom, Sunit Tyagi, Paul Packan, Kelin J. Kuhn 2007-12-25
7226824 Nitrogen controlled growth of dislocation loop in stress enhanced transistor Cory E. Weber, Mark Armstrong, Harold W. Kennel, Tahir Ghani, Paul Packan 2007-06-05 $17,840,000
7187057 Nitrogen controlled growth of dislocation loop in stress enhanced transistor Cory E. Weber, Mark Armstrong, Harold W. Kennel, Tahir Ghani, Paul Packan 2007-03-06 $17,685,000
6800887 Nitrogen controlled growth of dislocation loop in stress enhanced transistor Cory E. Weber, Mark Armstrong, Harold W. Kennel, Tahir Ghani, Paul Packan 2004-10-05 $22,015,000
6624032 Structure and process flow for fabrication of dual gate floating body integrated MOS transistors Mohsen Alavi, Ebrahim Andideh, Mark Bohr 2003-09-23 $27,638,000
6515351 Integrated circuit with borderless contacts Mohamed Arafa 2003-02-04 $46,777,000
6392271 Structure and process flow for fabrication of dual gate floating body integrated MOS transistors Mohsen Alavi, Ebrahim Andideh, Mark Bohr 2002-05-21 $83,641,000
6294823 Integrated circuit with insulating spacers separating borderless contacts from the well Mohamed Arafa 2001-09-25 $194,715,000
6228777 Integrated circuit with borderless contacts Mohamed Arafa 2001-05-08 $159,287,000
6020244 Channel dopant implantation with automatic compensation for variations in critical dimension Paul Packan, Tahir Ghani, Mark Stettler, Shahriar Ahmed, Mark Bohr 2000-02-01 $155,838,000
5976939 Low damage doping technique for self-aligned source and drain regions Mark Bohr, Paul Packan 1999-11-02 $87,065,000
5877072 Process for forming doped regions from solid phase diffusion source Ebrahim Andideh 1999-03-02 $194,775,000
5874344 Two step source/drain anneal to prevent dopant evaporation Chai-Hong Jan 1999-02-23 $224,973,000