{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Nikolay Kosarev", "item": "https://www.patentleaderboard.com/inventor/fl:ni_ln:kosarev-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
NK

Nikolay Kosarev — 5 Patents

Intel: 5 patents #7,234 of 30,777Top 25%
Moscow, RU: #523 of 6,390 inventorsTop 9%
Overall (All Time): #907,971 of 4,157,543Top 25%
5 Patents All Time
Nikolay Kosarev has been granted 5 US patents while listed as an inventor at Intel. The first was granted in 2016 and the most recent in November 2018. Nikolay Kosarev ranks #907,971 of 4,157,543 US inventors in our database (top 21.8%). Patent records list Nikolay Kosarev in Moscow, RU.

Patents per Year

Patents granted per year, 2016 to 2018Bar chart with a peak of 3 patents in 2017.peak 32016: 1 patents20162017: 3 patents20172018: 1 patents2018

Issued Patents All Time

Showing 1–5 of 5 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10133582 Instruction and logic for identifying instructions for retirement in a multi-strand out-of-order processor Sergey Y. Shishlov, Jayesh Iyer, Alexander V. Butuzov, Boris A. Babayan, Andrey Kluchnikov 2018-11-20 $25,900,000
9811340 Method and apparatus for reconstructing real program order of instructions in multi-strand out-of-order processor Jayesh Iyer, Sergey Y. Shishlov, Andrey Kluchnikov, Alexander V. Butuzov, Boris A. Babayan +2 more 2017-11-07 $13,901,000
9645819 Method and apparatus for reducing area and complexity of instruction wakeup logic in a multi-strand out-of-order processor Jayesh Iyer, Sergey Y. Shishlov, Alexey Y. Sivtsov, Alexander V. Butuzov, Boris A. Babayan +1 more 2017-05-09 $10,144,000
9632790 Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order Jayesh Iyer, Sergey Y. Shishlov, Alexey Y. Sivtsov, Yuriy V Baida, Alexander V. Butuzov +2 more 2017-04-25 $8,972,000
9529596 Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits Boris A. Babayan, Vladimir Pentkovski, Alexander V. Butuzov, Sergey Y. Shishlov, Alexey Y. Sivtsov 2016-12-27 $11,980,000