| 10133582 |
Instruction and logic for identifying instructions for retirement in a multi-strand out-of-order processor |
Sergey Y. Shishlov, Jayesh Iyer, Alexander V. Butuzov, Boris A. Babayan, Andrey Kluchnikov |
2018-11-20 |
| 9811340 |
Method and apparatus for reconstructing real program order of instructions in multi-strand out-of-order processor |
Jayesh Iyer, Sergey Y. Shishlov, Andrey Kluchnikov, Alexander V. Butuzov, Boris A. Babayan +2 more |
2017-11-07 |
| 9645819 |
Method and apparatus for reducing area and complexity of instruction wakeup logic in a multi-strand out-of-order processor |
Jayesh Iyer, Sergey Y. Shishlov, Alexey Y. Sivtsov, Alexander V. Butuzov, Boris A. Babayan +1 more |
2017-05-09 |
| 9632790 |
Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order |
Jayesh Iyer, Sergey Y. Shishlov, Alexey Y. Sivtsov, Yuriy V Baida, Alexander V. Butuzov +2 more |
2017-04-25 |
| 9529596 |
Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits |
Boris A. Babayan, Vladimir Pentkovski, Alexander V. Butuzov, Sergey Y. Shishlov, Alexey Y. Sivtsov |
2016-12-27 |