Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order

Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order

US Patent 9632790 · Granted Apr 25, 2017

Estimated economic value: $8,972,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Instruction and logic for predication and implicit destination2021
Instruction and logic for sorting and retiring stores2019
Performing partial register write operations in a processor2019
Hardware apparatuses and methods to fuse instructions2019
Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to efficiently handle allocation of memory ordering buffers2019
Instruction and logic for identifying instructions for retirement in a multi-str2018
Instruction and logic for identifying instructions for retirement in a multi-str2018
Instruction and logic for identifying instructions for retirement in a multi-str2018