Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop accelerator

Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop accelerator

US Patent 10241801 · Granted Mar 26, 2019

Estimated economic value: $18,583,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Database interface system2025
Database interface system2023
Database interface system2021
Instruction and logic for predication and implicit destination2021
Instructions for manipulating a multi-bit predicate register for predicating ins2020
Instructions for manipulating a multi-bit predicate register for predicating ins2020
Instruction and logic for sorting and retiring stores2019
Methods and apparatus to compile instructions for a vector of instruction pointe2019
Methods and apparatus to compile instructions for a vector of instruction pointe2019
Methods and apparatus to compile instructions for a vector of instruction pointe2019
Performing partial register write operations in a processor2019
Hardware apparatuses and methods to fuse instructions2019