| 10579378 |
Instructions for manipulating a multi-bit predicate register for predicating instruction sequences |
Edward T. Grochowski, Victor W. Lee, Boris A. Babayan |
2020-03-03 |
| 10241789 |
Method to do control speculation on loads in a high performance strand-based loop accelerator |
Alexander Y. Ostanevich, Sergey P. Scherbinin, Jayesh Iyer, Dmitry M. Maslennikov, Denis G. Motin +3 more |
2019-03-26 |
| 10241794 |
Apparatus and methods to support counted loop exits in a multi-strand loop processor |
Sergey P. Scherbinin, Jayesh Iyer, Alexander Y. Ostanevich, Dmitry M. Maslennikov, Denis G. Motin +3 more |
2019-03-26 |
| 10241801 |
Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop accelerator |
Jayesh Iyer, Sergey P. Scherbinin, Alexander Y. Ostanevich, Dmitry M. Maslennikov, Denis G. Motin +3 more |
2019-03-26 |
| 10235171 |
Method and apparatus to efficiently handle allocation of memory ordering buffers in a multi-strand out-of-order loop processor |
Alexander Y. Ostanevich, Jayesh Iyer, Sergey P. Scherbinin, Dmitry M. Maslennikov, Denis G. Motin +3 more |
2019-03-19 |
| 8261250 |
Single-chip multiprocessor with clock cycle-precise program scheduling of parallel execution |
Boris A. Babaian, Yuli Kh. Sakhin, Vladimir Yu. Volkonskiy, Vladimir V. Tikhorsky, Feodor A. Gruzdov +2 more |
2012-09-04 |
| 7895587 |
Single-chip multiprocessor with clock cycle-precise program scheduling of parallel execution |
Boris A. Babaian, Yuli Kh. Sakhin, Vladimir Yu. Volkonskiy, Vladimir V. Tikhorsky, Feodor A. Gruzdov +2 more |
2011-02-22 |
| 7143401 |
Single-chip multiprocessor with cycle-precise program scheduling of parallel execution |
Boris A. Babaian, Yuli Kh. Sakhin, Vladimir Yu. Volkonskiy, Vladimir V. Tikhorsky, Feodor A. Gruzdov +2 more |
2006-11-28 |
| 7065750 |
Method and apparatus for preserving precise exceptions in binary translated code |
Boris A. Babaian, Andrew V. Yakushev, Vladimir M. Gushchin |
2006-06-20 |