Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption

Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption

US Patent 10430191 · Granted Oct 1, 2019

Estimated economic value: $22,201,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Database interface system2025
Database interface system2023
Database interface system2021
Database interface system2019
Method to do control speculation on loads in a high performance strand-based loo2019
Method to do control speculation on loads in a high performance strand-based loo2019
Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to create register windows for parallel iterations to achie2019