Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction and logic for identifying instructions for retirement in a multi-strand out-of-order processor

Instruction and logic for identifying instructions for retirement in a multi-strand out-of-order processor

US Patent 10133582 · Granted Nov 20, 2018

Estimated economic value: $25,900,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction and logic for predication and implicit destination2021
Instructions for manipulating a multi-bit predicate register for predicating ins2020
Instruction and logic for sorting and retiring stores2019
Instruction and logic for sorting and retiring stores2019
Instruction and logic for sorting and retiring stores2019
Performing partial register write operations in a processor2019
Hardware apparatuses and methods to fuse instructions2019
Method to do control speculation on loads in a high performance strand-based loo2019
Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019