Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits

Method and apparatus for scheduling instructions in a multi-strand out of order processor with instruction synchronization bits and scoreboard bits

US Patent 9529596 · Granted Dec 27, 2016

Estimated economic value: $11,980,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Instructions for manipulating a multi-bit predicate register for predicating ins2020
Instruction and logic for sorting and retiring stores2019
Instruction and logic for sorting and retiring stores2019
Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to efficiently handle allocation of memory ordering buffers2019
Instruction and logic for identifying instructions for retirement in a multi-str2018
Instruction and logic for identifying instructions for retirement in a multi-str2018
Instruction and logic for identifying instructions for retirement in a multi-str2018
Instruction and logic for identifying instructions for retirement in a multi-str2018