| 11899615 |
Multiple dies hardware processors and methods |
Yen-Cheng Liu, Krishnakanth V. Sistla, Gerald Pasdast, Siva Soumya Eachempati, Tejpal Singh +10 more |
2024-02-13 |
| 11586579 |
Multiple dies hardware processors and methods |
Yen-Cheng Liu, Krishnakanth V. Sistla, Gerald Pasdast, Siva Soumya Eachempati, Tejpal Singh +10 more |
2023-02-21 |
| 11294852 |
Multiple dies hardware processors and methods |
Yen-Cheng Liu, Krishnakanth V. Sistla, Gerald Pasdast, Siva Soumya Eachempati, Tejpal Singh +10 more |
2022-04-05 |
| 11127712 |
Functionally redundant semiconductor dies and package |
Wilfred Gomes, Mark Bohr, Udi Sherel, Leonard NEIBERG, Wesley McCullough |
2021-09-21 |
| 10795853 |
Multiple dies hardware processors and methods |
Yen-Cheng Liu, Krishnakanth V. Sistla, Gerald Pasdast, Siva Soumya Eachempati, Tejpal Singh +10 more |
2020-10-06 |
| 6877142 |
Timing verifier for MOS devices and related method |
Madhav Desai, James Arthur Farrell, Harry Ray Fair, III, Roy Badeau, Nicholas Lee Rethman |
2005-04-05 |
| 6658506 |
Method and apparatus for performing timing verification of a circuit |
James Arthur Farrell, Dale Hayward Hall, Gill Watt |
2003-12-02 |
| 6654713 |
Method to compress a piecewise linear waveform so compression error occurs on only one side of the waveform |
Nicholas Lee Rethman, William J. Grundmann |
2003-11-25 |
| 6606587 |
Method and apparatus for estimating elmore delays within circuit designs |
Madhav Desai, Dale Hayward Hall |
2003-08-12 |
| 6473888 |
Timing verifier for MOS devices and related method |
Madhav Desai, James Arthur Farrell, Harry Ray Fair, III, Roy Badeau, Nicholas Lee Rethman |
2002-10-29 |
| 6438732 |
Method and apparatus for modeling gate capacitance of symmetrically and asymmetrically sized differential cascode voltage swing logic (DCVSL) |
James Arthur Farrell, Harry Ray Fair, III, Gill Watt |
2002-08-20 |
| 6046984 |
Pruning of short paths in static timing verifier |
Joel Grodstein, Nicholas Lee Rethman |
2000-04-04 |