Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
IK

Itamar Kazachinsky — 13 Patents

Intel: 13 patents #3,167 of 30,777Top 15%
Netanya, IL: #85 of 1,776 inventorsTop 5%
Overall (All Time): #362,438 of 4,157,543Top 9%
13 Patents All Time
Itamar Kazachinsky has been granted 13 US patents while listed as an inventor at Intel. The first was granted in 1994 and the most recent in May 2020. Itamar Kazachinsky ranks #362,438 of 4,157,543 US inventors in our database (top 8.7%). Patent records list Itamar Kazachinsky in Netanya, IL.

Issued Patents All Time

Showing 1–13 of 13 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10656697 Processor core power event tracing Tsvika Kurts, Beeman C. Strong, Richard B. O'Connor, Michael W. Chynoweth, Rajshree Chabukswar +4 more 2020-05-19 $31,576,000
9910475 Processor core power event tracing Tsvika Kurts, Beeman C. Strong, Richard B. O'Connor, Michael W. Chynoweth, Rajshree Chabukswar +4 more 2018-03-06 $18,859,000
9696997 Real time instruction trace processors, methods, and systems Tsvika Kurts, Ofer Levy, Gabi Malka, Zeev Sperber, Jason W. Brandt 2017-07-04
9612938 Providing status of a processing device with periodic synchronization point in instruction tracing system Frank Binns, Matthew C. Merten, Mayank Bomb, Beeman C. Strong, Peter Lachner +3 more 2017-04-04 $8,141,000
9262163 Real time instruction trace processors, methods, and systems Tsvika Kurts, Ofer Levy, Gabi Malka, Zeev Sperber, Jason W. Brandt 2016-02-16 $10,295,000
9189360 Processor that records tracing data in non contiguous system memory slices Beeman C. Strong, Jason W. Brandt, Tsvika Kurts, Peter Lachner, Stephen J. Robinson +1 more 2015-11-17 $15,457,000
9063729 Device, system and method of generating an execution instruction based on a memory-access instruction Alon Naveh, Eliezer Weissmann, Iris Sorani, Yair Kazarinov 2015-06-23 $16,735,000
8281083 Device, system and method of generating an execution instruction based on a memory-access instruction Alon Naveh, Eliezer Weissmann, Iris Sorani, Yair Kazarinov 2012-10-02 $10,164,000
7721129 Method and apparatus for reducing clock frequency during low workload periods Doron Orenstein 2010-05-18 $11,091,000
7051227 Method and apparatus for reducing clock frequency during low workload periods Doron Orenstein 2006-05-23 $10,027,000
6570573 Method and apparatus for pre-fetching vertex buffers in a computer system Zeev Offen 2003-05-27 $49,574,000
5379396 Write ordering for microprocessor depending on cache hit and write buffer content Simcha Gochman, Michael Kagan 1995-01-03 $21,196,000
5301298 Processor for multiple cache coherent protocols Michael Kagan, Simcha Gochman, Tal Gat 1994-04-05 $18,134,000