{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Henk G. Neefs", "item": "https://www.patentleaderboard.com/inventor/fl:he_ln:neefs-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
HN

Henk G. Neefs — 12 Patents

Intel: 12 patents #3,451 of 30,777Top 15%
Palo Alto, CA: #1,971 of 9,675 inventorsTop 25%
California: #51,404 of 386,348 inventorsTop 15%
Overall (All Time): #396,045 of 4,157,543Top 10%
12 Patents All Time
Henk G. Neefs has been granted 12 US patents while listed as an inventor at Intel. The first was granted in 2005 and the most recent in August 2020. Henk G. Neefs ranks #396,045 of 4,157,543 US inventors in our database (top 9.5%). Patent records list Henk G. Neefs in Palo Alto, CA, US.

Patents per Year

Patents granted per year, 2005 to 2020Bar chart with a peak of 2 patents in 2010.peak 22005: 1 patents20052009: 1 patents20092010: 2 patents20102013: 1 patents20132014: 2 patents20142016: 1 patents20162017: 1 patents20172018: 1 patents20182019: 1 patents20192020: 1 patents2020

Issued Patents All Time

Showing 1–12 of 12 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10732880 Lazy memory deduplication Omid Azizi, Amin Firoozshahian, John Peter Stevenson, Mahesh Maddury, Chandan Egbert 2020-08-04 $32,661,000
10204049 Value of forward state by increasing local caching agent forwarding Vedaraman Geetha, Jeffrey D. Chamberlain, Sailesh Kottapalli, Ganesh Kumar, Neil Achtman +1 more 2019-02-12 $25,597,000
10042562 Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device Vedaraman Geetha, Brian S. Morris, Sreenivas Mandava, Massimo Sutera 2018-08-07 $25,284,000
9747041 Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device Vedaraman Geetha, Brian S. Morris, Sreenivas Mandava, Massimo Sutera 2017-08-29 $8,286,000
9298629 Extending a cache coherency snoop broadcast protocol with directory information Sailesh Kottapalli, Rahul Pal, Manoj K. Arora, Dheemanth Nagaraj 2016-03-29 $14,056,000
8918592 Extending a cache coherency snoop broadcast protocol with directory information Sailesh Kottapalli, Rahul Pal, Manoj K. Arora, Dheemanth Nagaraj 2014-12-23 $45,760,000
8656115 Extending a cache coherency snoop broadcast protocol with directory information Sailesh Kottapalli, Rahul Pal, Manoj K. Arora, Dheemanth Nagaraj 2014-02-18 $23,747,000
8489822 Providing a directory cache for peripheral devices Andrew Sun, Rahul Pal, Manoj K. Arora, Ravindra P. Saraf 2013-07-16 $27,254,000
7756053 Memory agent with error hardware Tessil Thomas, Ramesh S 2010-07-13 $17,820,000
7644347 Silent data corruption mitigation using error correction code with embedded signaling fault detection James W. Alexander, Suresh Chittor, Dennis W. Brzezinski, Kai Cheng, Rajat Agarwal 2010-01-05 $18,670,000
7607071 Error correction using iterating generation of data syndrome Allen J. Baum 2009-10-20 $20,186,000
6862665 Method, system, and apparatus for space efficient cache coherency 2005-03-01 $28,008,000