Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correction using iterating generation of data syndrome

Error correction using iterating generation of data syndrome

US Patent 7607071 · Granted Oct 20, 2009

Estimated economic value: $20,186,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lazy memory deduplication2020
Value of forward state by increasing local caching agent forwarding2019
Apparatus and method for a non-power-of-2 size cache in a first level memory dev2018
Apparatus and method for a non-power-of-2 size cache in a first level memory dev2017
Computer processor employing dedicated hardware mechanism controlling the initia2017
Extending a cache coherency snoop broadcast protocol with directory information2016
Extending a cache coherency snoop broadcast protocol with directory information2014
Repurposing data lane as clock lane by migrating to reduced speed link operation2014
Extending a cache coherency snoop broadcast protocol with directory information2014
Method and apparatus for communication between two or more processing elements2014
Dynamically routing data responses directly to requesting processor core2013
Providing a directory cache for peripheral devices2013