Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Repurposing data lane as clock lane by migrating to reduced speed link operation

Repurposing data lane as clock lane by migrating to reduced speed link operation

US Patent 8717882 · Granted May 6, 2014

Estimated economic value: $12,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and methods for performing shared memory operations2025
Sharing memory and I/O services between nodes2025
Implied directory state updates2025
Extending multichip package link off package2025
System, apparatus and methods for direct data reads from memory2025
Starting transmission of a frame with a desired starting polarity, and related s2025
Changing carrier sense signal generated by a reconciliation sublayer of a physic2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
Flexible on-die fabric interface2024