Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device

Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device

US Patent 9747041 · Granted Aug 29, 2017

Estimated economic value: $8,286,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Artifact segmentation and/or uniformity assessment of a gamma camera2025
Techniques for memory resource control using memory resource partitioning and mo2025
Extending functionality of memory controllers using a loopback mode for testing 2025
Detection of data corruption in memory address decode circuitry2025
Sharing memory and I/O services between nodes2025
Securely exposing an accelerator to privileged system components2025
Shared buffered memory routing2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025
Deferred ECC (error checking and correction) memory initialization by memory scr2025
Parity protected memory blocks merged with error correction code (ECC) protected2025
Deck fasteners alignment tool2025
Apparatuses and methods to accelerate matrix multiplication2025