| 11474555 |
Data-driven platform characteristics capture and discovery for hardware accelerators |
Hem C. Neema, Sonal Santan, Julian M. Kain, Stephen P. Rozum, Kyle Corbett |
2022-10-18 |
| 11204747 |
Re-targetable interface for data exchange between heterogeneous systems and accelerator abstraction into software instructions |
Jindrich Zejda, Elliott Delaye, Yongjun Wu, Aaron Ng, Ashish Sirasao +1 more |
2021-12-21 |
| 11036827 |
Software-defined buffer/transposer for general matrix multiplication in a programmable IC |
Jindrich Zejda, Elliott Delaye, Yongjun Wu, Aaron Ng, Ashish Sirasao |
2021-06-15 |
| 10970446 |
Automated pipeline insertion on a bus |
Jeffrey H. Seltzer, Sabyasachi Das |
2021-04-06 |
| 10819680 |
Interface firewall for an integrated circuit of an expansion card |
Sonal Santan, Umang Parekh, Jeffrey H. Seltzer, Kyle Corbett |
2020-10-27 |
| 10802995 |
Unified address space for multiple hardware accelerators using dedicated low latency links |
Sarabjeet Singh, Hem C. Neema, Sonal Santan, Kyle Corbett, Yi-Fan Wang +1 more |
2020-10-13 |
| 10346572 |
Inclusion and configuration of a transaction converter circuit block within an integrated circuit |
Kyle Corbett |
2019-07-09 |
| 9792395 |
Memory utilization in a circuit design |
Jayaram Pvss, Robert Bellarmin Susai |
2017-10-17 |
| 9183334 |
Verification of connectivity of signals in a circuit design |
Xiaoyang Zhang, Adam P. Donlin, Kyle Corbett |
2015-11-10 |
| 8813005 |
Debugging using tagged flip-flops |
Kyle Corbett |
2014-08-19 |
| 8769449 |
System level circuit design |
Adam P. Donlin, Biping Wu, Kyle Corbett, Nabeel Shirazi, Shay Ping Seng +4 more |
2014-07-01 |
| 7970977 |
Deadlock-resistant bus bridge with pipeline-restricted address ranges |
Kam-Wing Li, Ahmad R. Ansari, Sanford L. Helton, Tomai Knopp, Jeffrey H. Seltzer |
2011-06-28 |
| 7406557 |
Programmable logic device including programmable interface core and central processing unit |
Glenn A. Baxter |
2008-07-29 |
| 7266632 |
Programmable logic device including programmable interface core and central processing unit |
Glenn A. Baxter |
2007-09-04 |
| 7260688 |
Method and apparatus for controlling access to memory circuitry |
Glenn A. Baxter |
2007-08-21 |
| 7076595 |
Programmable logic device including programmable interface core and central processing unit |
Glenn A. Baxter |
2006-07-11 |