| 12032932 |
Compiler-based generation of transaction accurate models from high-level languages |
Shantanu Mishra, Hemant Kashyap, Uday Kyatham, Mahesh Attarde |
2024-07-09 |
| 11630935 |
Data traffic injection for simulation of circuit designs |
Tharun Kumar Ksheerasagar, Hemant Kashyap, Madhusudana Reddy, Rohit Bhadana |
2023-04-18 |
| 11373024 |
Circuit simulation based on a high-level language circuit specification |
Sahil Goyal, Hongbin Zheng, Mahesh Attarde |
2022-06-28 |
| 11281834 |
Protection of high-level language simulation models |
Rajvinder S. Klair, Alec J. Wong, Sahil Goyal, Brian Cotter, Herve Alexanian |
2022-03-22 |
| 10691580 |
Diagnosing applications that use hardware acceleration through emulation |
Ch Vamshi Krishna, Sahil Goyal |
2020-06-23 |
| 10481814 |
Architecture for asynchronous memory transfer for kernels implemented in integrated circuits |
Heera Nand |
2019-11-19 |
| 10437946 |
Using implemented core sources for simulation |
Shreegopal S. Agrawal, Venkat Prasad Aleti |
2019-10-08 |
| 10180850 |
Emulating applications that use hardware acceleration |
Nikhil A. Dhume, Sahil Goyal, Ch Vamshi Krishna |
2019-01-15 |
| 9183339 |
System and method for preparing partially reconfigurable circuit designs |
Nabeel Shirazi, David Robinson, Arvind Sundararajan |
2015-11-10 |
| 8769449 |
System level circuit design |
Adam P. Donlin, Biping Wu, Kyle Corbett, Nabeel Shirazi, Shay Ping Seng +4 more |
2014-07-01 |
| 8595684 |
Assistance tool |
Shay Ping Seng |
2013-11-26 |
| 7606694 |
Framework for cycle accurate simulation |
Jorge Ernesto Carrillo, Satish R. Ganesan, Sivakumar Velusamy |
2009-10-20 |
| 7243330 |
Method and apparatus for providing self-implementing hardware-software libraries |
Satish R. Ganesan, Sathyanarayanan Thammanur, Sundararajarao Mohan, Usha Prabhu, Ralph D. Wittig |
2007-07-10 |
| 6833730 |
PLD configurable logic block enabling the rapid calculation of sum-of-products functions |
Satish R. Ganesan |
2004-12-21 |