{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "Rohit Bhadana", "item": "https://www.patentleaderboard.com/inventor/fl:ro_ln:bhadana-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
RB

Rohit Bhadana — 2 Patents

AMD: 2 patents #4,060 of 9,280Top 45%
Faridabad, IN: #125 of 351 inventorsTop 40%
Overall (All Time): #1,709,992 of 4,157,543Top 45%
2 Patents All Time
Rohit Bhadana has been granted 2 US patents while listed as an inventor at AMD. The first was granted in 2023 and the most recent in September 2024. Rohit Bhadana ranks #1,709,992 of 4,157,543 US inventors in our database (top 41.1%). Patent records list Rohit Bhadana in Faridabad, IN.

Issued Patents All Time

Showing 1–2 of 2 patents

Patent #TitleCo-InventorsDate
12086521 Circuit design simulation and clock event reduction Tharun Kumar Ksheerasagar, Hemant Kashyap, Pratyush Ranjan 2024-09-10
11630935 Data traffic injection for simulation of circuit designs Amit Kasat, Tharun Kumar Ksheerasagar, Hemant Kashyap, Madhusudana Reddy 2023-04-18