Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout effect characterization for integrated circuits

Layout effect characterization for integrated circuits

US Patent 9904748 · Granted Feb 27, 2018

Estimated economic value: $3,821,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing a single chip in a wafer probing system2025
Testing a single chip in a wafer probing system2025
Testing a single chip in a wafer probing system2023
Testing a single chip in a wafer probing system2023
Fine resolution on-chip voltage simulation to prevent under voltage conditions2023
Logic built-in self-test of an electronic circuit2023
Logic built-in self-test of an electronic circuit2023
Device for positioning a semiconductor die in a wafer prober2022
Device for positioning a semiconductor die in a wafer prober2022
Integrated circuit with optical tunnel2022
Integrated circuit with optical tunnel2022
Integrated circuit with optical tunnel2022