Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fine resolution on-chip voltage simulation to prevent under voltage conditions

Fine resolution on-chip voltage simulation to prevent under voltage conditions

US Patent 11586267 · Granted Feb 21, 2023

Estimated economic value: $5,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Voltage overshoot management2023
Voltage overshoot management2023
Variable replacement by an artificial intelligence accelerator2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Processing data in memory using an FPGA2023
Voltage droop management through microarchitectural stall events2023
Voltage droop management through microarchitectural stall events2023
Proactive voltage droop reduction and/or mitigation in a processor core2022