{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Variable temperature hardware and methods for reduction of wafer backside deposition", "item": "https://www.patentleaderboard.com/patent/9870917"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable temperature hardware and methods for reduction of wafer backside deposition

Variable temperature hardware and methods for reduction of wafer backside deposition

US Patent 9870917 · Granted Jan 16, 2018

Estimated economic value: $36,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Plasma enhanced atomic layer deposition of silicon-containing films2025
Dynamic precursor dosing for atomic layer deposition2025
Dynamic precursor dosing for atomic layer deposition2025
Modulated atomic layer deposition2025
In-situ control of film properties during atomic layer deposition2025
Multi-station semiconductor processing with independently adjustable pedestals2025
Impurity reduction in silicon-containing films2025
Determining substrate precession with acoustic signals2025
Eddy current monitoring to detect vibration in polishing2025
Polishing apparatus using machine learning and compensation for pad thickness2025
Autonomous lane change method and apparatus, and storage medium2025
Generating synthetic training data including document images with key-value pair2025