Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Subsurface wires of integrated chip and methods of forming

Subsurface wires of integrated chip and methods of forming

US Patent 9601513 · Granted Mar 21, 2017

Estimated economic value: $11,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Tapered device for lateral gate all around devices2025
Replacement buried power rail in backside power delivery2025
Self-aligned method for vertical recess for 3D device integration2025
High aspect ratio contact structure with multiple metal stacks2025
Power wall integration for multiple stacked devices2025
Size-efficient mitigation of latchup and latchup propagation2025
Interdigitated device stack2025
Monolithic formation of a set of interconnects below active devices2025
Wiring in diffusion breaks in an integrated circuit2025
Semiconductor device design mitigating latch-up2024
Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrat2024