Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level packages and methods for producing wafer level packages having delamination-resistant redistribution layers

Wafer level packages and methods for producing wafer level packages having delamination-resistant redistribution layers

US Patent 9502363 · Granted Nov 22, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for target detection based on correlation analysis of spatial phase in an2025
Amplifier modules with power transistor die and peripheral ground connections2025
Semiconductor device with attached battery and method therefor2025
Semiconductor device package having thermal dissipation feature and method there2025
Semiconductor device package having thermal dissipation feature and method there2025
Semiconductor device package having thermal dissipation feature and method there2025
Semiconductor device with RF interposer and method therefor2025
Semiconductor device with cavity carrier and method therefor2025
Semiconductor device with enclosed cavity and method therefor2025
Semiconductor device with enclosed cavity and method therefor2025
Deposition processing systems having active temperature control and associated m2025
Systems for controlling one or more devices using a signal control unit2025