Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for implement a multi-level memory hierarchy

Apparatus and method for implement a multi-level memory hierarchy

US Patent 9448879 · Granted Sep 20, 2016

Estimated economic value: $10,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for data visualization2025
Region aware delta prefetcher2025
Device, method and system to provide thread scheduling hints to a software proce2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
User-level interprocessor interrupts2025
Code prefetch instruction2025
De-prioritizing speculative code lines in on-chip caches2025
Sharing memory and I/O services between nodes2025
Methods and apparatus to increase boot performance by categorizing boot tasks2025
Adaptive internal error scrubbing and error handling2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Systems, apparatuses, and methods for autonomous functional testing of a process2025