{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for reducing underfill filler settling in integrated circuit packages", "item": "https://www.patentleaderboard.com/patent/9431274"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing underfill filler settling in integrated circuit packages

Method for reducing underfill filler settling in integrated circuit packages

US Patent 9431274 · Granted Aug 30, 2016

Estimated economic value: $15,019,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronics package comprising a package-on-package (PoP) architecture with2025
Microelectronics package comprising a package-on-package (PoP) architecture with2025
Microelectronics package comprising a package-on-package (PoP) architecture with2025
Microelectronics package comprising a package-on-package (PoP) architecture with2025
Microelectronics package comprising a package-on-package (POP) architecture with2025
Microelectronics package comprising a package-on-package (POP) architecture with2025
Open cavity bridge co-planar placement architectures and processes2024
Microelectronic component having molded regions with through-mold vias2024
Hydrophobic feature to control adhesive flow2024
Completely encapsulated optical multi chip package2024
Dummy die structures of a packaged integrated circuit device2024
Underfill flow management in electronic assemblies2024