Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-cost low-profile solder bump process for enabling ultra-thin wafer-level packaging (WLP) packages

Low-cost low-profile solder bump process for enabling ultra-thin wafer-level packaging (WLP) packages

US Patent 9425064 · Granted Aug 23, 2016

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for monitoring and controlling an integrated circuit testing machine2022
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Exposed die sensor package2020
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Pad defined contact for wafer level package2019
Three-dimensional chip-to-wafer integration2018
Three-dimensional chip-to-wafer integration2018
Wafer level device and method with cantilever pillar structure2017
Wafer-level chip-scale package device having bump assemblies configured to furni2017
Wafer-level chip-scale package device having bump assemblies configured to furni2017