Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional chip-to-wafer integration

Three-dimensional chip-to-wafer integration

US Patent 10032749 · Granted Jul 24, 2018

Estimated economic value: $84,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for monitoring and controlling an integrated circuit testing machine2022
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Warpage compensation metal for wafer level packaging technology2018
Wafer level device and method with cantilever pillar structure2017
Wafer-level chip-scale package device having bump assemblies configured to furni2017
Wafer-level chip-scale package device having bump assemblies configured to furni2017
Fan-out and heterogeneous packaging of electronic components2017
Solder fatigue arrest for wafer level package2017
Technique for wafer-level processing of QFN packages2016