Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level chip-scale package device having bump assemblies configured to furnish shock absorber functionality

Wafer-level chip-scale package device having bump assemblies configured to furnish shock absorber functionality

US Patent 9721912 · Granted Aug 1, 2017

Estimated economic value: $25,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient redistribution layer topology2024
Method of forming brass-coated metals in flip-chip redistribution layers2024
Integrated system-in-package with radiation shielding2024
Semicondutor package substrate with die cavity and redistribution layer2023
Wafer chip scale packages with visible solder fillets2023
System for monitoring and controlling an integrated circuit testing machine2022
Brass-coated metals in flip-chip redistribution layers2022
Efficient redistribution layer topology2022
Integrated system-in-package with radiation shielding2022
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020