Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pad defined contact for wafer level package

Pad defined contact for wafer level package

US Patent 10204876 · Granted Feb 12, 2019

Estimated economic value: $25,863,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exposed die sensor package2020
Solder fatigue arrest for wafer level package2017
Low-cost low-profile solder bump process for enabling ultra-thin wafer-level pac2016
Glass based multichip package2016
Highly integrated flex sensor package2016
Techniques for wafer-level processing of QFN packages2015
Interconnect assemblies and methods of making and using same2014
Wafer level package (WLP) device having bump assemblies including a barrier meta2012
Method of packaging integrated circuits2012
Redistribution layer enhancement to improve reliability of wafer level packaging2011
Molded integrated circuit package with exposed active area2008
Thermally-enhanced ball grid array package structure and method2008