Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of packaging integrated circuits

Method of packaging integrated circuits

US Patent 8163220 · Granted Apr 24, 2012

Estimated economic value: $4,668,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Exposed die sensor package2020
Pad defined contact for wafer level package2019
Solder fatigue arrest for wafer level package2017
Low-cost low-profile solder bump process for enabling ultra-thin wafer-level pac2016
Glass based multichip package2016
Highly integrated flex sensor package2016
Techniques for wafer-level processing of QFN packages2015
Integrated circuit package including embedded thin-film battery2015
Integrated circuit package including embedded thin-film battery2014
Wafer level package (WLP) device having bump assemblies including a barrier meta2012
Redistribution layer enhancement to improve reliability of wafer level packaging2011
Molded integrated circuit package with exposed active area2008