Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Determination of path delays in circuit designs

Determination of path delays in circuit designs

US Patent 9405871 · Granted Aug 2, 2016

Estimated economic value: $15,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrating machine learning delay estimation in FPGA-based emulation systems2024
Machine learning delay estimation for emulation systems2024
Machine-learning enhanced compiler2023
Machine-learning enhanced compiler2022
Determination of clock path delays and implementation of a circuit design2019
Timing verification in a programmable circuit design using variation factors2018
Timing verification in a programmable circuit design using variation factors2018
Area-efficient performance monitors for adaptive voltage scaling2018
Speed model tuning for programmable integrated circuits with consideration of de2018
Method and apparatus for placement and routing of circuit designs2018
Representation of complex timing characteristics of startpoint-endpoint pairs in2017
Generation of delay values for a simulation model of circuit elements in a clock2017