Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Speed model tuning for programmable integrated circuits with consideration of device yield, simulated frequency of operation, and speed of device components

Speed model tuning for programmable integrated circuits with consideration of device yield, simulated frequency of operation, and speed of device components

US Patent 9885750 · Granted Feb 6, 2018

Estimated economic value: $38,957,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determination of clock path delays and implementation of a circuit design2019
Timing verification in a programmable circuit design using variation factors2018
Area-efficient performance monitors for adaptive voltage scaling2018
Generation of delay values for a simulation model of circuit elements in a clock2017
Testing critical paths of a circuit design2016
Determination of path delays in circuit designs2016
Interconnect speed model characterization in programmable integrated circuits2016
Generating delay values for different contexts of a circuit2015
Contact resistance and capacitance for semiconductor devices2012
Multi-mode circuit and a method for preventing degradation in the multi-mode cir2011
Method for positioning sub-resolution assist features2010
Contact resistance and capacitance for semiconductor devices2008