Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing verification in a programmable circuit design using variation factors

Timing verification in a programmable circuit design using variation factors

US Patent 10162916 · Granted Dec 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determination of clock path delays and implementation of a circuit design2019
Generating delays of exit points for a clock circuit2019
Area-efficient performance monitors for adaptive voltage scaling2018
Speed model tuning for programmable integrated circuits with consideration of de2018
Method and apparatus for placement and routing of circuit designs2018
Representation of complex timing characteristics of startpoint-endpoint pairs in2017
Generation of delay values for a simulation model of circuit elements in a clock2017
Testing critical paths of a circuit design2016
Determination of path delays in circuit designs2016
Determination of path delays in circuit designs2016
Interconnect speed model characterization in programmable integrated circuits2016
Generating delay values for different contexts of a circuit2015