Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of delay values for a simulation model of circuit elements in a clock network

Generation of delay values for a simulation model of circuit elements in a clock network

US Patent 9639640 · Granted May 2, 2017

Estimated economic value: $33,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compact frequency-locked loop architecture for digital clocking2025
Global clock and a leaf clock divider2020
Determination of clock path delays and implementation of a circuit design2019
Determination of clock path delays and implementation of a circuit design2019
Timing verification in a programmable circuit design using variation factors2018
Area-efficient performance monitors for adaptive voltage scaling2018
Speed model tuning for programmable integrated circuits with consideration of de2018
Testing critical paths of a circuit design2016
Determination of path delays in circuit designs2016
Interconnect speed model characterization in programmable integrated circuits2016
Flexible accumulator in digital signal processing circuitry2015
Transceiver for providing a clock signal2015