Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact frequency-locked loop architecture for digital clocking

Compact frequency-locked loop architecture for digital clocking

US Patent 12261612 · Granted Mar 25, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic current mismatch accumulation schemes for digital-to-analog converters2025
Load matching for a current-steering digital-to-analog converter2025
Programmable delay-line circuit with single delay array and real-time calibratio2025
Digital-to-analog converter (DAC) with dynamic stacked cascode switches2025
Clock frequency deviation detector with closed-loop calibration2025
Low headroom cascode bias circuit for cascode current mirrors2025
Low-power low-voltage differential signaling receiver with signal distortion cor2024
Low-power low-voltage differential signaling receiver with signal distortion cor2024
Digital amplitude tracking current steering digital-to-analog converter2023
Reference voltage generator based on threshold voltage difference of field effec2023
Reference voltage generator based on threshold voltage difference of field effec2023
Digital-to-analog converter (DAC) with common-mode correction2022