Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable delay-line circuit with single delay array and real-time calibration

Programmable delay-line circuit with single delay array and real-time calibration

US Patent 12388430 · Granted Aug 12, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal-hydrological-mechanical-chemical coupling exploitation experimental devi2025
Techniques to mitigate memory die misalignment2025
Compact frequency-locked loop architecture for digital clocking2025
Enhanced rising and falling transitions for level shifting low-voltage input sig2024
Low-power low-voltage differential signaling receiver with signal distortion cor2024
Techniques to mitigate memory die misalignment2024
E1 interface setup in NG-RAN2023
Delay line with process-voltage-temperature robustness, linearity, and leakage c2023
Re-transmission of PDCP PDUS by centralized nodes of a RAN architecture2022
Next Generation Node-B (gNB) and methods for mobility management with separate u2022
E1 interface setup in NG-RAN2022
Method of generating precise and PVT-stable time delay or frequency using CMOS c2021